



**X2-Class HiPerFET™
Power MOSFET**
IXFH80N60X2A

V_{DSS} = 600V
I_{D25} = 80A
R_{DS(on)} ≤ 38mΩ

AEC Q101 Qualified

N-Channel Enhancement Mode
 Avalanche Rated
 Fast Intrinsic Diode


TO-247


G = Gate D = Drain
 S = Source Tab = Drain

Symbol	Test Conditions	Maximum Ratings		
V _{DSS}	T _J = 25°C to 150°C	600		V
V _{DGR}	T _J = 25°C to 150°C, R _{GS} = 1MΩ	600		V
V _{GSS}	Continuous	±30		V
V _{GSM}	Transient	±40		V
I _{D25}	T _C = 25°C	80		A
I _{DM}	T _C = 25°C, Pulse Width Limited by T _{JM}	160		A
I _A	T _C = 25°C	20		A
E _{AS}	T _C = 25°C	3		J
dv/dt	I _S ≤ I _{DM} , V _{DD} ≤ V _{DSS} , T _J ≤ 150°C	50		V/ns
P _D	T _C = 25°C	890		W
T _J		-55 ... +150		°C
T _{JM}		150		°C
T _{stg}		-55 ... +150		°C
T _L	Maximum Lead Temperature for Soldering	300		°C
T _{SOLD}	1.6 mm (0.062in.) from Case for 10s	260		°C
M _d	Mounting Torque	1.13 / 10	Nm/lb.in	
Weight		6		g

Symbol	Test Conditions (T _J = 25°C, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV _{DSS}	V _{GS} = 0V, I _D = 1mA	600		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 4mA	3.5		V
I _{GSS}	V _{GS} = ±30V, V _{DS} = 0V			±100 nA
I _{DSS}	V _{DS} = V _{DSS} , V _{GS} = 0V T _J = 125°C			50 μA 3 mA
R _{DS(on)}	V _{GS} = 10V, I _D = 0.5 • I _{D25} , Note 1			38 mΩ

Features

- International Standard Package
- Low R_{DS(ON)} and Q_G
- Avalanche Rated
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications

- Switch-Mode and Resonant-Mode Power Supplies
- DC-DC Converters
- PFC Circuits
- AC and DC Motor Drives
- Robotics and Servo Controls

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max
g_{fs}	$V_{DS} = 10\text{V}$, $I_D = 0.5 \cdot I_{D25}$, Note 1	33	55	S
R_{Gi}	Gate Input Resistance		0.6	Ω
C_{iss}		8300		pF
C_{oss}		5010		pF
C_{rss}		1.6		pF
Effective Output Capacitance				
$C_{o(er)}$	Energy related } $V_{GS} = 0\text{V}$	280		pF
$C_{o(tr)}$	Time related } $V_{DS} = 0.8 \cdot V_{DSS}$	1160		pF
$t_{d(on)}$		32		ns
t_r		24		ns
$t_{d(off)}$	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{D25}$	70		ns
t_f	$R_G = 3\Omega$ (External)	11		ns
$Q_{g(on)}$		140		nC
Q_{gs}	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{D25}$	50		nC
Q_{gd}		40		nC
R_{thJC}			0.14 $^\circ\text{C}/\text{W}$	
R_{thCS}		0.21		$^\circ\text{C}/\text{W}$

Source-Drain Diode

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max
I_s	$V_{GS} = 0\text{V}$		80	A
I_{SM}	Repetitive, pulse Width Limited by T_{JM}		320	A
V_{SD}	$I_F = I_s$, $V_{GS} = 0\text{V}$, Note 1		1.4	V
t_{rr}		200		ns
Q_{RM}	$I_F = 40\text{A}$, $-di/dt = 100\text{A}/\mu\text{s}$	1.7		μC
I_{RM}	$V_R = 100\text{V}$	16.7		A

Note 1. Pulse test, $t \leq 300\mu\text{s}$, duty cycle, $d \leq 2\%$.

ADVANCE TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.










Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$ **Fig. 2. Extended Output Characteristics @ $T_J = 25^\circ\text{C}$** **Fig. 3. Output Characteristics @ $T_J = 125^\circ\text{C}$** **Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 40\text{A}$ Value vs. Junction Temperature****Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 40\text{A}$ Value vs. Drain Current****Fig. 6. Normalized Breakdown & Threshold Voltages vs. Junction Temperature**

**Fig. 7. Maximum Drain Current vs.
Case Temperature**




Fig. 8. Input Admittance




Fig. 9. Transconductance




Fig. 10. Forward Voltage Drop of Intrinsic Diode




Fig. 11. Gate Charge




Fig. 12. Capacitance







Fig. 13. Output Capacitance Stored Energy**Fig. 14. Forward-Bias Safe Operating Area****Fig. 15. Maximum Transient Thermal Impedance**



Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.