

Characteristics

Parameter	Rating	Units
AC Operating Voltage	20-240	V_{rms}
Load Current		A_{rms}
With 5°C/W Heat Sink	20	
No Heat Sink	5	
On-State Voltage Drop	1.1	V_P (at $I_L=2A_P$)
Blocking Voltage	800	V_P
Thermal Impedance, Junction-to-Case, θ_{JC}	0.35	°C/W

Features

- Load Current up to $20A_{rms}$ with 5°C/W Heat Sink
- 800V_P Blocking Voltage
- 5mA Control Current
- Zero-Cross Switching
- Isolated, Low Thermal Impedance Ceramic Pad for Heat Sink Applications
- 2500V_{rms} Isolation, Input to Output
- DC Control, AC Output
- Optically Isolated
- Low EMI and RFI Generation
- High Noise Immunity
- Flammability Rating UL 94 V-0

Applications

- Programmable Control
- Process Control
- Power Control Panels
- Remote Switching
- Gas Pump Electronics
- Contactors
- Large Relays
- Solenoids
- Motors
- Heaters

Approvals

- UL 508 Recognized Component: File E69938

Description

CPC1998J is an AC Solid State Switch utilizing dual power SCR outputs. This device also includes zero-cross turn-on circuitry and is specified with an 800V_P blocking voltage.


Tightly controlled zero-cross circuitry ensures low noise switching of AC loads by minimizing the generation of transients. The optically coupled input and output circuits provide exceptional noise immunity and 2500V_{rms} of isolation between the control and the output. As a result, the CPC1998J is well suited for industrial environments where electromagnetic interference would disrupt the operation of plant facility communications and control systems.

The unique i4-PAC package pioneered by IXYS allows Solid State Relays to achieve the highest load current and power ratings. This package features a unique IXYS process in which the silicon chips are soft soldered onto the Direct Copper Bond (DCB) substrate instead of the traditional copper leadframe. The DCB ceramic, the same substrate used in high power modules, not only provides 2500V_{rms} isolation but also very low junction-to-case thermal impedance (0.35 °C/W).

Ordering Information

Part	Description
CPC1998J	i4-PAC Package (25 per tube)

Pin Configuration



1 Specifications

1.1 Absolute Maximum Ratings @ 25°C

Symbol	Min	Max	Units
Blocking Voltage	-	800	V _P
Reverse Input Voltage	-	5	V
Input Control Current	-	50	mA
Peak (10ms)	-	1	A
Input Power Dissipation ¹	-	150	mW
Total Power Dissipation ²	-	3.5	W
I ² t for Fusing (1/2 Sine Wave, 60Hz)	-	200	A ² s
Isolation Voltage, Input to Output	-	2500	V _{rms}
ESD, Human Body Model	-	8	kV
Operational Temperature	- 40	+85	°C
Storage Temperature	- 40	+125	°C

¹ Derate linearly 1.33mW / °C.

² Free air, no heat sink.

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Typical values are characteristic of the device at +25°C, and are the result of engineering evaluations. They are provided for information purposes only, and are not part of the manufacturing testing requirements.

1.2 Electrical Characteristics @ 25°C

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Units
Output Characteristics						
Load Current	No Heat Sink, V _L =20-240V _{rms} T _C =25°C	I _L	0.1	-	5	A _{rms}
Continuous			0.1	-	50	
Maximum Surge Current	1/2 Sine Wave, 60Hz	I _P	-	-	150	A
Off-State Leakage Current	V _L =800V	I _{LEAK}	-	-	100	μA _P
On-State Voltage Drop ¹	I _L =2A _P	-	-	0.85	1.1	V _P
Off-State dV/dt	I _F =0mA	dV/dt	1000	-	-	V/μs
Switching Speeds	I _F =5mA	t _{on}	-	-	0.5	cycles
Turn-On		t _{off}	-	-	0.5	
Zero-Cross Turn-On Voltage ²	1 st half-cycle	-	-	5	20	V
	subsequent half-cycle	-	-	-	5	
Holding Current	-	I _H	-	44	50	mA
Latching Current	-	I _L	-	48	75	mA
Operating Frequency	-	-	20	-	500	Hz
Load Power Factor for Guaranteed Turn-On ³	f=60Hz	PF	0.25	-	-	-
Input Characteristics						
Input Control Current to Activate ⁴	I _L =1A Resistive, f=60Hz	I _F	-	-	5	mA
Input Dropout Voltage	-	-	0.8	-	-	V
Input Voltage Drop	I _F =5mA	V _F	0.9	1.2	1.5	V
Reverse Input Current	V _R =5V	I _R	-	-	10	μA
Input/Output Characteristics						
Capacitance, Input-to-Output	V _{IO} =0V, f=1MHz	C _{IO}	-	-	3	pF

¹ Tested at a peak value equivalent.

² Zero-cross first half-cycle @ < 100Hz.

³ Snubber circuits may be required at low power factors.

⁴ For high-noise environments, or high-frequency operation (>60Hz), or for applications with a high inductive load, a minimum LED drive current of 10mA is recommended.

2 Thermal Characteristics

Parameter	Conditions	Symbol	Rating	Units
Thermal Impedance (Junction to Case)	-	θ_{JC}	0.35	$^{\circ}\text{C}/\text{W}$
Thermal Impedance (Junction to Ambient)	Free Air	θ_{JA}	33	$^{\circ}\text{C}/\text{W}$
Junction Temperature (Operating)	-	T_J	-40 to +125	$^{\circ}\text{C}$

2.1 Thermal Management

Device high current characterization was performed using Kunze heat sink KU 1-159, phase change thermal interface material KU-ALC 5, and transistor clip KU 4-499/1. This combination provided an approximate junction-to-ambient thermal impedance of 12.5 $^{\circ}\text{C}/\text{W}$.

2.2 Heat Sink Calculation

Higher load currents are possible by using lower thermal impedance heat sink combinations.

Heat Sink Rating

$$\theta_{CA} = \frac{(T_J - T_A)}{P_D} - \theta_{JC}$$

T_J = Junction Temperature ($^{\circ}\text{C}$), $T_J \leq 125^{\circ}\text{C}$ *

T_A = Ambient Temperature ($^{\circ}\text{C}$)

θ_{JC} = Thermal Impedance, Junction to Case ($^{\circ}\text{C}/\text{W}$) = 0.35 $^{\circ}\text{C}/\text{W}$


θ_{CA} = Thermal Impedance of Heat Sink & Thermal Interface Material, Case to Ambient ($^{\circ}\text{C}/\text{W}$)

P_D = On-State Voltage (V_{rms}) • Load Current (A_{rms})


* Elevated junction temperature reduces semiconductor lifetime.

NOTE: The exposed surface of the DCB substrate is not to be soldered.









2.3 Thermal Performance Data



3 Performance Data*



*Unless otherwise noted, data presented in these graphs is typical of device operation at 25°C.



*Unless otherwise noted, data presented in these graphs is typical of device operation at 25°C.

4 Manufacturing Information

4.1 ESD Sensitivity



This product is **ESD Sensitive**, and should be handled according to the industry standard **JESD-625**.

4.2 Soldering Profile

For through-hole devices, the maximum and minimum peak solder temperature limits (T_p) and the device maximum total dwell time through all solder waves is provided in the table below. Dwell time is the interval the device pins are at or above the minimum peak solder temperature. Body temperature of the device must not exceed the limit given in the table below at any time during the soldering process.

Device	Solder Temperature (T_p)		Body Temperature	Dwell Time	Wave Cycles
	Minimum	Maximum			
CPC1998J	235°C	260°C	245°C	10 seconds*	1

*Total cumulative duration of all waves.


NOTE: The exposed surface of the DCB substrate must not be soldered.

4.3 Board Wash

IXYS Integrated Circuits recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.



4.4 Mechanical Dimensions



NOTES:

1. Controlling dimension: Inches.
2. Metallized external surface of DCB substrate maintains 2500V_{rms} isolation to device internal structure and all external pins.

For additional information please visit our website at: <https://www.ixysic.com>